Version :3.0

TECHNICAL SPECIFICATION

MODEL NO: PD050QX2

The content of this information is subject to be changed without notice. Please contact PVI or its agent for further information.

Customer•s Confirmation

Customer

Date

By

PVI•s Confirmation

FOR MORE INFORMATION:

AZ DISPLAYS, INC. 75 COLUMBIA, ALISO VIEJO, CA 92656 Http://www.AZDISPLAYS.com

Chang

<u>Confirmed By</u>

<u>Prepared By</u>

The information contained herein is the exclusive property of Prime View International Co., Ltd. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of Prime View International Co., Ltd. Page:1

Revision History

Rev.	Issued Date	Revised Content
0.1	Aug 13,2007	Preliminary
1.0	Aug 23,2007	New
2.0	Sep.02.2008	Modify Page 34 15. Optical Characteristics: CR from 600 to 700 nits Page 38 17. Reliability Test: LTOT from -25°C to -30°C LTST from -30°C to -40°C
3.0	Oct.11.2008	Add Page 37 16.Handling Cautions d) items of 16-1



TECHNICAL SPECIFICATION <u>CONTENTS</u>

NO.	ITEM	PAGE
-	Cover	1
-	Revision History	2
-	Contents	3
1	Application	4
2	Features	4
3	Mechanical Specifications	4
4	Mechanical Drawing of TFT-LCD module	5
5	Input / Output Terminals	7
6	Absolute Maximum Ratings	10
7	Electrical Characteristics	10
8	Pixel Arrangement	11
9	Display Color and Gray Scale Reference	12
10	Block Diagram	13
11	Operation description	14
12	AC Characteristics	22
13	Waveform	26
14	Power On Sequence	33
15	Optical Characteristics	34
16	Handling Cautions	37
17	Reliability Test	38
18	Packing Diagram	39

PD050QX2

1. Application

This data sheet applies to a color TFT LCD module, PD050QX2. This module applies to OA product, computer peripheral, industrial meter, image communication and multi-media. If you must use in severe reliability environment, please don't extend over PVI's reliability test conditions.

2. Features


- . Amorphous silicon TFT LCD panel with LED backlight unit
- . Pixel in stripe configuration
- . Slim and compact, designed for O/A application

3.Mechanical Specifications

Parameter	Specifications	Unit
Screen Size	5.0" (diagonal)	inch
Display Format	320×(RGB)×240	dot
Display Colors	262K	
Active Area	102.72 (H)×75.72 (V)	mm
Pixel Pitch	0.3210(H)×0.3155 (V)	mm
Pixel Configuration	Stripe	
Outline Dimension	119.3(H)×91.4(V)×7.5(D)	mm
Weight	120 <u>+</u> 10	g
Back-light	24-LED	
Surface treatment	Anti-Glare+ SWV	
Display mode	Normally white	
Gray scale inversion direction	6 (ref to Page 34 viewing angle)	o'clock

PD050QX2

4. Mechanical Drawing of TFT-LCD Module





Input / Output Terminals
 5-1) TFT-LCD Panel Driving
 FPC Down Connect, 30 Pins, Pitch: 0.5 mm
 CN 1

Pin No.	Symbol	Remark	
1	D27(B7)	Blue Data	
2	D26(B6)	Blue Data	
3	D25(B5)	Blue Data	
4	D24(B4)	Blue Data	Note 5-1
5	D23(B3)	Blue Data	Note 5-1
6	D22(B2)	Blue Data	
7	D21(B1)	Blue Data	
8	D20(B0)	Blue Data	
9	GND	Digital ground	
10	D17(G7)	Green Data	
11	D16(G6)	Green Data	
12	D15(G5)	Green Data	
13	D14(G4)	Green Data	Note 5-1
14	D13(G3)	Green Data	Note 5-1
15	D12(G2)	Green Data	
16	D11(G1)	Green Data	
17	D10(G0)	Green Data	
18	GND	Digital ground	
19	D07(R7)	Red Data	
20	D06(R6)	Red Data	
21	D05(R5)	Red Data	
22	D04(R4)	Red Data	Note 5-1
23	D03(R3)	Red Data	Note 5-1
24	D02(R2)	Red Data	
25	D01(R1)	Red Data	
26	D00(R0)	Red Data	
27	GND	Digital ground	
28	VEE	Negative power for gate driver	Note 5-8
29	VCC2	Digital power supply for gate driver	Note 5-9
30	VGG	Positive power for gate driver	Note 5-10

PD050QX2

CN 2			-
Pin No.	Symbol	Function	Remark
1	VCOM	Voltage for common electrode	Note 5-7
2	VSET	Externally/Internally gamma voltage setup	Note 5-11
3	VDDA	Analog power supply for source driver	Note 5-2
4	V10	Gamma correction voltage 10	
5	NC	NC	
6	V9	Gamma correction voltage 9	
7	V8	Gamma correction voltage 8	
8	V7	Gamma correction voltage 7	
9	NC	NC	
10	V6	Gamma correction voltage 6	
11	V5	Gamma correction voltage 5	
12	NC	NC	
13	V4	Gamma correction voltage 4	
14	V3	Gamma correction voltage 3	
15	V2	Gamma correction voltage 2	
16	NC	NC	
17	V1	Gamma correction voltage 1	
18	VSSA	Analog ground for source drive	
19	L/R	Left/Right control for source driver	Note 5-12
20	U/D	Up/Down control for gate driver	Note 5-12
21	GND	Digital ground	
22	VCC1	Digital power supply for source driver	Note 5-6
23	RESETB	Hardware global reset	
24	SPDA	Serial port data input/output	
25	SPCK	Serial port clock	
26	SPENA	Serial port data enable signal	
27	DEN	Input data enable control	Note 5-5
28	HS	Vertical sync input	Note 5-3
29	VS	Horizontal sync input	Note 5-4
30	CLK	Clock signal. Latching data at the rising edge	





Note 5-1 : Digital data input. DX0 is LSB and DX7 is MSB. If parallel RGB input mode is used, D0X, D1X, and D2X indicate R, G and B data in turn. If serial RGB or CCIR601/656 input mode is selected, only D07~D00 are used, and others short to GND.

Note 5-2 : VDDA Typ. = 8.2V

- Note 5-3 : Horizontal sync input in digital RGB mode and CCIR601 mode. (Short to GND if not used)
- Note 5-4 : Vertical sync input in digital RGB mode and CCIR601 mode. (Short to GND if not used)
- Note 5-5 : The SYNC(HS+VS) Mode and DEN mode are supported. If DEN signal is fixed low, SYNC Mode is used. Otherwise , DEN mode is used.
- Note 5-6 : VCC1 Typ. = 3.3V
- Note 5-7 : VCOM Typ. = 3.5V
- Note 5-8 : VEE Typ. = -7.97V
- Note 5-9 : VCC2 Typ. = 3.3V
- Note 5-10 : VGG Typ. =19.1V
- Note 5-11 :If.VSET="H", the gamma correction voltage generated externally.
- Note 5-12 : The definition of L/R , U/D

U/D CN2(PIN 20)=Low L/R CN2(PIN 19)=High U/D CN2(PIN 20)=High L/R CN2(PIN 19)=Low






P-511-446(V:3)



PD050QX2

Typical Application Circuit (When VDDA = 8.2V)



PD0500

P-511-446(V:3)

6. Absolute Maximum Ratings:

VSSA=GND=0V, Ta=25℃

Parameters	Symbol	MIN.	MAX.	Unit	Remark
	VCC2	-0.3	6.0	V	
	VCC1	-0.3	7.0	V	
SupplyVoltage	VDDA	-0.3	13.5	V	
Supply Voltage	VGG	-0.3	40.0	V	
	VGG-VEE	-0.3	40.0	V	
	VEE	-20	0.3	V	

7.Electrical Characteristics

Item

7-1) Recommended Operating Conditions:

VSSA=GND=0V, Ta=25°C Symbol Min. Тур. Max. Unit Remark VCC1 2.7 3.3 3.6 V Supply Voltage for Source Driver 92 72 82 V

	VDDA	1.2	0.2	9.2	v	
	VGG	-	19.1	-	V	
Supply Voltage for Gate Driver	VEE	-	-7.97	-	V	
	VCC2	2.7	3.3	3.6	V	
VCOM Voltage	VCOM	-	3.5	-	V	
Digital Input Voltage	V _{IH}	$0.7 V_{CC}$	-	V _{cc}	V	
	V _{IL}	0	-	$0.3 V_{CC}$	V	


7-2) Recommended driving condition for LED backlight

GND = 0V, $Ta = 25^{\circ}C$

Parameter	Symbol	Min	TYP	MAX	Unit	Remark
Supply voltage of LED backlight	V_{LED}	-	11.0	11.5	V	$I_L = 20 \text{ mA}$
Supply current of LED backlight	LED	-	20	-	mA	Note 7-1
Backlight Power Consumption	P_{LED}	-	1.76	1.84	W	Note 7-2

Note 7-1: The LED driving condition is defined for each LED module. (3 LED Serial)

Note 7-2: P_{LED} = V_{LED1} * I_{LED1} + V_{LED2} * I_{LED2}.... + V_{LED7} * I_{LED7} + V_{LED8} * I_{LED8}



7-3) Power Consumption

Parameter	Symbol	Condition	Тур.	Max.	Unit	Remark
Supply Current for Gate Driver (Hi level)	IGG	VGG= 19.1V	0.1	0.2	mΑ	
Supply Current for Gate Driver (Low level)	IEE	VEE= -7.97V	0.1	0.2	mΑ	
Supply Current for Source Driver (Digital)	ICC1	VCC1= 3.3V	0.92	2.76	mΑ	
Supply Current for Source Driver (Analog)	IDDA	VDDA= 8.2V	4.76	14.28	mΑ	
Supply Current for Gate Driver (Digital)	ICC2	VCC2= 3.3V	0.003	0.006	mΑ	
LCD Panel Power Consumption	-	-	44.78	131.64	mW	Note 7-4
Backlight Power Consumption	PLED	-	1.76	1.84	W	Note 7-5
Total Power Consumption	-	-	1.8	1.97	W	

Note 7-4: The power consumption for backlight is not included.

Note 7-5: Back light lamp power consumption is calculated by $I_L \times V_L$.

7-4) Backlight driving

Connector type: JST BHSR-02VS-1, PIN No 2 pin

Pin No	Symbol	Description	Remark
1	+	Input terminal (Positive electrode side)	Wire color : Red
2	-	Input terminal (Ground side)	Wire Color : Black

8. Pixel Arrangement

R G B R G B 1 st Line R G B R G B 2 nd Line R G B 3 rd Line 1 st Pixel 1 Pixel = R G B	R G B R G B R G B 320 th Pixel
RGB 238 th LineRGBRGBRGBRGB 239 th LineRGBRGBRGBRGBRGB 240 th Line	R G B R G B R G B

PD050QX2

9. Display Color and Gray Scale Reference


									npu	t Co	olor	Data	I						
C	olor			Re	əd			Green							Blue				
		R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	B 3	B2	B1	B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (63)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green (63)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
Basic	Blue (63)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
Colors	Cyan	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Red (00)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (01)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red (02)	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	Darker																		
Red	\downarrow	\downarrow	\downarrow	\downarrow	\downarrow	\downarrow	\downarrow	\downarrow	\downarrow	\downarrow	\downarrow								
	Brighter																		
	Red (61)	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red (62)	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (63)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green (00)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green (01)	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
	Green (02)	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
	Darker																		
Green	\downarrow	\rightarrow	\rightarrow	\rightarrow	\downarrow	\leftarrow	\downarrow	\downarrow	\downarrow	\downarrow	\downarrow	\downarrow							
	Brighter																		
	Green (61)	0	0	0	0	0	0	1	1	1	1	0	1	0	0	0	0	0	0
	Green (62)	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	0
	Green (63)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
	Blue (00)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue (01)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
	Blue (02)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
	Darker																		
Blue	\downarrow	\downarrow	\downarrow	\downarrow	\downarrow	\downarrow	\downarrow	\downarrow	\downarrow	\downarrow	\downarrow								
	Brighter	1																	
	Blue (61)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	1
	Blue (62)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0
	Blue (63)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1

P-511-446(V:3)

PD050QX2

10. Block Diagram

10-1) TFT-module Block Diagram



11. Operation description

11-1) SPI Register Description

Register	Test		Add	ress					Da	ata			
Name	RW	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
R0	0	0	0	0	0	0	1	D	0	1	PSC	STB	RESETB
RU	0	0	0	0	0	0	1	D	0	1	0	0	1
R1	0	0	0	0	1	0	1	D	RESL1	RESL0	IF2	IF1	IF0
R1	0	0	0	0	'	0	1	D	1	0	0	0	1
R2	0	0	0	1	0	0	1	STHD5	STHD4	STHD3	STHD2	STHD1	STHD0
nz.	0		0	'	0	0	1	0	0	0	0	0	0
R3	0	0	0	1	1	0	1	STVP3	STVP2	STVP1	STVP0	FRAD1	FRAD0
no		0		l '	l '	0	1	0	0	0	0	0	0
R4	0	0	1	0	0	CS	FRP	FRC	LPF	VS_POL	HS_POL	NPC_SET	NPC_IN
N4		0	L '		0	1	0	1	1	0	0	0	1
R5	0	0	1	0	1	AUTO_DP	DISP_ON	A_TIME1	A_TIME0	B_TIME2	B_TIME1	B_TIME0	1
R5	0		· ·		l '	1	0	0	1	0	1	0	1

I RW must always keep low.

Register R0

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name	reserved	reserved	reserved	reserved	reserved	PSC	STB	RESETB
Default	-	-	-	-	-	0	0	1

Table 11.1 Register R0 setting

PSC: Operating mode setting by input pin or SPI register. PSC="H", set STB, FRP, CS, IF[2:0],RESL[1:0] by SPI register.

STB: Standby mode setting.

STB="L", TCON and source driver are off STB="H", all the functions are on.

RESETB: Global reset.

RESETB="L", global reset the whole chip. RESETB="H", Normal operation.

Register R1

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name	reserved	reserved	reserved	RESL1	RESL0	IF2	IF1	IF0
Default	-	_	-	1	0	0	0	1

Table 11.2 Register R1 setting

RESL [1:0]: Display resolution selection.

RESL1	RESL0	Resolution
0	0	320 x RGB x240
0	1	reserved
1	0	reserved
1	1	reserved

Table 11.3 Display resolution selection

IF [2:0]: Data input mode selection.

IF2	IF1	IF0	Data input format	Operating freq
0	0	0	8-bit serial RGB	38.4MHz (Max)
0	0	1	24-bit parallel RGB	25.175MHz (Max)
0	1	0	CCIR601(YUV mode A)	24.54MHz
0	1	1	CCIR601(YUV mode B)	24.54MHz
1	0	0	CCIR601(YUV mode A)	27MHz
1	0	1	CCIR601(YUV mode B)	27MHz
1	1	0	CCIR656(YUV mode A)	27MHz
1	1	1	CCIR656(YUV mode B)	27MHz

Table 11.4 Data input mode selection

Register R2

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name	reserved	reserved	STHD5	STHD4	STHD3	STHD2	STHD1	STHD0
Default	-	_	0	0	0	0	0	0

Table 11.5 Register R2 setting

STHD [5:0]: adjust start pulse position by dot

STHD [5.0	STHD4	STHD3	STHD2	STHD1	STHD0	STH position adjust	Unit
0	0	0	0	0	0	0	T _{CPH}
0	0	0	0	0	1	+1	T _{CPH}
0	0	0	0	1	0	+2	T _{CPH}
0	0	0	0	1	1	+3	T _{CPH}
0	0	0	1	0	0	+4	T _{CPH}
0	0	0	1	0	1	+5	T _{CPH}
0	0	0	1	1	0	+6	T _{CPH}
0	0	0	1	1	1	+7	T _{CPH}
		1	1	1	1		
0	1	1	0	0	0	+24	T _{CPH}
0	1	1	0	0	1	+25	T _{CPH}
0	1	1	0	1	0	+26	T _{CPH}
0	1	1	0	1	1	+27	T _{CPH}
0	1	1	1	0	0	+28	TCPH
0	1	1	1	0	1	+29	T _{CPH}
0	1	1	1	1	0	+30	T _{CPH}
0	1	1	1	1	1	+31	T _{CPH}
1	0	0	0	0	0	-1	TCPH
1	0	0	0	0	1	-2	T _{CPH}
1	0	0	0	1	0	-3	T _{CPH}
1	0	0	0	1	1	-4	T _{CPH}
1	0	0	1	0	0	-5	T _{CPH}
1	0	0	1	0	1	-6	T _{CPH}
1	0	0	1	1	0	-7	T _{CPH}
1	0	0	1	1	1	-8	T _{CPH}
				1			
1	1	1	0	0	0	-25	T _{CPH}
1	1	1	0	0	1	-26	T _{CPH}
1	1	1	0	1	0	-27	T _{CPH}
1	1	1	0	1	1	-28	TCPH
1	1	1	1	0	0	-29	T _{CPH}
1	1	1	1	0	1	-30	T _{CPH}
1	1	1	1	1	0	-31	T _{CPH}
1	1	1	1	1	1	-32	T _{CPH}

Table 11.6 Adjust start pulse position by dot

Register R3

Dia	D7	DC	DE	D4	D2	D0	D4	50
Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name	reserved	reserved	STVP3	STVP2	STVP1	STVP0	FRAD1	FRAD0
Default	_	—	0	0	0	0	0	0

Table 11.7 Register R3 setting

STVP [3:0]: adjust first line position by line

STVP3	STVP2	STVP1	STVP0	STV position adjust	Unit
0	0	0	0	0	T _H
0	0	0	1	+1	T _H
0	0	1	0	+2	T _H
0	0	1	1	+3	T _H
0	1	0	0	+4	T _H
0	1	0	1	+5	T _H
0	1	1	0	+6	T _H
0	1	1	1	+7	TH
1	0	0	0	-1	T _H
1	0	0	1	-2	T _H
1	0	1	0	-3	T _H
1	0	1	1	-4	T _H
1	1	0	0	-5	T _H
1	1	0	1	-6	T _H
1	1	1	0	-7	T _H
1	1	1	1	-8	TH

Table 11.8 Adjust first line position by line

FRAD [1:0]: Odd frame or Even frame advance control

FRAD1	FRAD0	Advance Frame	Notes
0	0	Default	Odd/Even frame Tstv are the same
0	1	Odd frame	Even frame Tstv = STVP setting + 1H
1	0	Even frame	Odd frame Tstv = STVP setting + 1H
1	1	Reserve	Reserve

Note : Please set the FRAD[1:0]=0.1 when CCIR601 NTSC/PAL < CCIR656 PAL mode : set the PRAD[1:0]=00 when CCIR656 NTSC mode for video decoder SAA7114 - (Please refer the input timing of the "13-4) Data input format for CCIR601 Mode")

Table 11.9 Odd frame or Even frame advance control

PD050QX2

Register R4

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name	CS	FRP	FRC	LPF	VS_POL	HS_POL	NPC_SET	NPC_IN
Default	1	0	1	1	0	0	0	1

Table 11.10 Register R4 setting

CS: Charge share function control. CS=L, disable charge share function. CS=H, enable charge share function.

FRP: Select normally white or normally black panel.

FRP=L, pass the input data for normally white panel.

FRP=H, inverse the input data for normally black panel.

FRC: Dithering ON/OFF control. FRC=L, Dithering function disable.

FRC=H, Dithering function enable

LPF: Low pass filter function enable/disable in CCIR656/CCIR601 mode LPF="L", Low pass filer function disable.

LPF="H", Low pass filer function enable

VS_POL: VS polarity setting.

VS_POL=L, negative polarity. VS_POL=H, positive polarity.

Note: Please set the VS_POL=H when CCIR601 mode for video decoder SAA7114. (Please refer the input timing of the "13-4) Data input format for CCIR601 Mode")

HS_POL: HS polarity setting. HS_POL=L, negative polarity. HS_POL=H, positive polarity.

NPC_SET: Set the NTSC/PAL auto detection or define by NPC_IN. NPC_SET=L, auto detection. NPC_SET=H, define by NPC_IN.

NPC_IN: Define the NTSC/PAL mode by SPI. NPC_IN=L, PAL. NPC_IN=H, NTSC.

PD050QX2

 Regis 	Register R5									
Bit	D7	D6	D5	D4	D3	D2	D1	D0		
Name	AUTO_DP	DISP_ON	A_TIME1	A_TIME0	B_TIME2	B_TIME1	B_TIME0	reserved		
Default	1	0	0	1	0	1	0			

Table 11.11 Register R5 setting

AUTO_DP: When power on, select blank image display time decided by A_TIME (bit 5, 4) or DISP_ON (bit 6).

AUTO_DP ="L", Blank image display time decided by DISP ON (bit 6).

AUTO_DP ="H", Blank image display time decided by A TIME (bit 5, 4).

DISP_ON: When AUTO_DP (bit 7) = "L", and DISP_ON = "H", blank image display off, then display normal image.

A_TIME [1:0]: When AUTO_DP(bit 7) = "H". the blank image display time is decided by A_TIME

00: blank image display time is 8 VS time

01: blank image display time is 16 VS time

10: blank image display time is 32 VS time

11: blank image display time is 64 VS time

B_TIME [2:0]: When into STB mode the blank image display time is decided by

B_TIME.

000: blank image display time is 3 VS time.

001: blank image display time is 4 VS time.

010: blank image display time is 5 VS time.

011: blank image display time is 6 VS time.

100: blank image display time is 7 VS time.

101: blank image display time is 8 VS time.

110: blank image display time is 9 VS time.

111: blank image display time is 10 VS time.

11-2) Power ON/OFF sequence


To prevent the device damage from latch up, the power ON/OFF sequence shown below must be followed.

Power ON: VCC1, GND \rightarrow VDDA, VSSA \rightarrow V1 to V10 Power OFF: V1 to V10 \rightarrow VDDA, VSSA \rightarrow VCC1, GND

11-3) Power ON Control

Source drive has a power ON sequence control function. There are two kinds of the mode. One is auto mode, and another is manual mode.

Auto Mode: When power is ON, blank data is outputted for 16-frames (default value) first, from the falling edge of the following VS signal. The blank data would be gray level 255 for normally white panel.



It can be defined in register R5 A_TIME1(bit 5) and A TIME0 (bit 4) when AUTO_DP(bit 7) = "H"

Figure 11-1 Power on control for Auto Mode

Manual Mode: When power is ON, you should set the register R5 AUTO_DP(bit 7) = "L" to stay at the manual mode. Blank data is outputted until the DISP_ON(bit 6) = H then display the normal image.




Figure 11-2 Power on control for Manual Mode

11-4) Standby ON/OFF Control

Source drive has a standby ON/OFF sequence control function. When STB pin is "L", blank data is outputted for 5-frames (default value) first, from the falling edge of the following VSYNC signal. The blank data would be gray level 255 for normally white panel. It can be defined in register R5 B TIME[2:0] to adjust the frame number of the blank data.




Figure 11-3 Standby ON/OFF Control

11-5) Reset when power on

Source drive is internally initialized by the global reset signal. RESETB. The reset input must be held for at least 1ms after power is stable.




Figure 11-4 RESETB control after power stable

12. AC Characteristics

12-1) SPI timing characteristics

PARAMETER	Symbol		Spec.		Unit
FARAMETER	Symbol	Min.	Тур.	Max.	Unit
SPCK period	Тск	60	-	-	ns
SPCK high width	Тскн	30	-	-	ns
SPCK low width	Тскг	30	-	-	ns
Data setup time	T _{SU1}	12	-	-	ns
Data hold time	T _{HD1}	12	-	-	ns
SPENA to SPCK setup time	T _{cs}	20	-	-	ns
SPENA to SPDA hold time	T _{CE}	20	-	-	ns
SPENA high pulse width	Тср	50	-	-	ns

12-2) Digital Serial RGB interface

PARAMETER		Symbol		Spec.		Unit
FARAMETE	`	Symbol	Min.	Тур.	Max.	Unit
CLK frequency		F _{CPH}	-	19.28	-	MHz
CLK period		T _{CPH}		51.87	2	ns
CLK pulse duty		T _{CWH}	40	50	60	%
HS period	ĺ.	T _H		1224	2	Тсрн
HS pulse width		Twh	5	90	-	T _{CPH}
HS-first horizontal da	ata time	T _{HS}	172	204	235	Тсрн
DEN pulse width		T _{EP}	-	960	-	T _{CPH}
VS pulse width	. I	Twv	1	3	5	Тн
VS-DEN time	NTSC	T _{STV}	-	18	-	Тн
vo-DEN ume	PAL	T _{STV}	-	26	-	Тн
VS period	NTSC	Tv	-	262.5/262	-	Тн
	PAL	Tv	125	312.5/312	-	Тн

Note: When SYNC mode is used, 1st data start from 204th CLK after HS falling (when STHD[5:0]=000000)

PARAMETER	Symbol		Spec.	Unit	
FARAMETER	Symbol	Min.	Тур.	Max.	Unit
OEV pulse width	TOEV	-	100	-	Тсрн
CKV pulse width	Тски	-	72	-	Тсрн
HS-CKV time	T ₁		48	7	Тсрн
HS-OEV time	T2	-	8	-	Тсрн
HS-POL time	T3	-	81	7	Тсрн
STV setup time	Tsuv	-	42	-	Тсрн
STV pulse width	Twstv	-	1	-	Тн

12-3) Digital Parallel RGB interface

PARAMETER		Symbol		Spec.		Unit
FARAMETER	`	Symbol	Min.	Тур.	Max.	Unit
CLK frequency		F _{CPH}	-	6.43	-	MHz
CLK period		Тсрн	-	155.62	-	ns
CLK pulse duty		Тсин	40	50	60	%
HS period		T _H	-	408	-	T _{CPH}
HS pulse width		Т _{WH}	5	30	-	Тсрн
HS-first horizontal da	ita time	T _{HS}	36	68	99	Тсрн
DEN pulse width		T _{EP}	-	320	-	T _{CPH}
VS pulse width		T _{wv}	1	3	5	Тн
VS-DEN time	NTSC	T _{STV}	-	18	-	Тн
VS-DEN lime	PAL	Т _{зти}	-	26	-	Тн
VS period	NTSC	Tv	-	262.5/262	-	Тн
	PAL	Tv	-	312.5/312	-	Тн

Note: When SYNC mode is used, 1st data start from 204th CLK after HS falling (when STHD[5:0]=000000)

PARAMETER	Symbol	Spec.			Unit
TARAMETER	Symbol	Min.	Тур.	Max.	onit
OEV pulse width	TOEV	-	26	-	Тсрн
CKV pulse width	Тски	-	24	-	Тсрн
HS-CKV time	T ₁	-	16	-	Тсрн
HS-OEV time	T2	-	8	-	Тсрн
HS-POL time	T3	-	25	-	Тсрн
STV setup time	Tsuv	-	10	-	Тсрн
STV pulse width	Twstv	-	1	-	Тн

12-4) CCIR601 interface

(For 24.54MHz, NTSC mode)

PARAMETER	Symbol		Spec.		Unit
FARAMETER	Symbol	Min.	Тур.	Max.	Unit
CLK frequency	F _{CPH}	-	24.54	-	MHz
CLK period	T _{CPH}	121	40.7	1	ns
CLK pulse duty	Тсин	40	50	60	%
HS period	T _H	-	1560	-	Тсрн
Horizontal active data area	T _{HA}	-	1280	-	Тсрн
VS pulse width	Twv		1.5	_	Т _н
VS-1⁵ Data input time	Т _{sтv}	-	17	-	Т _н
VS period	Tv	-	262.5	-	Т _н

(For 27MHz)

PARAMETER		Symbol		Spec.	Spec.				
FARAMETE	ĸ	Symbol	Min.	Тур.	Max.	Unit			
CLK frequency		F _{CPH}	1	27	-	MHz			
CLK period		T _{CPH}	-	37	-	ns			
CLK pulse duty		Тсин	40	50	60	%			
HS period	NTSC	T _H	-	1716		T _{CPH}			
ris period	PAL	T _H	14	1728	-	Тсрн			
Horizontal active da	ta area	T _{HA}	8. .	1440	-	T _{CPH}			
VS pulse width		Twv	-	1.5	-	Тн			
VS-1 st Data input	NTSC	T _{STV}	-	17	-	Тн			
time	PAL	T _{STV}	_	24	-	T _H			
VS period	NTSC	Tv	8)	262.5	12	Тн			
	PAL	Tv	820	312.5	1 (22)	Тн			

PARAMETER	Symbol		Spec.	Unit	
TARAMETER	Symbol	Min.	Тур.	Max.	Unit
OEV pulse width	T _{OEV}	-	100	-	Тсрн
CKV pulse width	T _{CKV}	-	96	-	Тсрн
HS-CKV time	T ₁		52		Тсрн
HS-OEV time	T ₂	-	8	-	Тсрн
HS-POL time	T ₃	-	72	-	Тсрн
STV setup time	T _{SUV}	270	46	172	Тсрн
STV pulse width	Twstv	-	1	-	Тн


12-5) CCIR656 interface

PARAMETER		Symbol		Unit		
FARAMETER	•	Symbol	Min.	Тур.	Max.	Unit
CLK frequency		F _{CPH}	-	27	-	MHz
CLK period		Тсрн	-	37	-	ns
CLK pulse duty		Тсин	40	50	60	%
HS period	NTSC	Τ _Η	-	1716	-	T _{CPH}
ris penod	PAL	T _H	-	1728	-	Тсрн
Horizontal active data	area	T _{ha}	-	1440	-	T _{CPH}
VS-1 st Data input	NTSC	Τ _{stv}	-	22	-	Т _н
time	PAL	Τ _{stv}	-	28	-	Τ _Η
VS period	NTSC	Tv	-	262.5	-	Τ _Η
vo period	PAL	Tv	-	312.5	_	Τ _Η

PARAMETER	Symbol		Unit		
TARAMETER	Symbol	Min.	Тур.	Max.	Unit
OEV pulse width	TOEV	-	100	-	Тсрн
CKV pulse width	Тски	-	96	-	Тсрн
HS-CKV time	T ₁	-	52	-	Тсрн
HS-OEV time	T ₂	-	8	-	Тсрн
HS-POL time	T ₃	-	72	-	Тсрн
STV setup time	T _{suv}	-	46	-	Тсрн
STV pulse width	Twstv	-	1	-	T _H

12-6) Hardware reset timing

PARAMETER	Symbol		Spec.		Unit
TARAMETER	Symbol	Min.	Тур.	Max.	Unit
RESETB low pulse width		10	-	-	μs
Negative noise pulse width	T _{nr}	-	-	2	μs
Reset start time	T _{st}	2	-	-	μs



P-511-446(V:3)



13. Waveform

Timing Controller Timing Chart

13-1) SPI timing




Figure 13-1 SPI timing

13-2) Clock and Data input waveforms




Figure 13-2 Clock and Data input waveforms.

13-3) Data input format for RGB Mode




Figure 13-3 Serial RGB SYNC Mode Horizontal Data Format




Figure 13-4 Parallel RGB Horizontal Data Format






Figure 13-5 Digital RGB NTSC mode Vertical Data Format for $262.5T_{H}$

RGB Mo	ode (960X240) Vertical Timing - PAL
	-EVEN Field ODD Field = Tv
VS	<t<sub>₩></t<sub>
HS	+T ₀ + -T ₀
D0, D1, D2	2[7:0] ← T _{STV} → DL1 DL2 DL3 ······ DL277 DL278 DL279 DL280
DEN	
vs	ODD Field = Tv-
HS	311 312 313 314 315 316 338 339 340 341 342 616 617 618 619 620 621
D0, D1, D2	[7:0] ↓ T _{atv} → DL1 DL2 DL3 DL277 DL278 DL279 DL280
DEN	

Figure 13-6 Digital RGB PAL mode Vertical Data Format for 312.5T_H




Figure 13-7 Digital RGB NTSC mode Vertical Data Format for $262T_H$





Figure 13-8 Digital RGB PAL mode Vertical Data Format for 312T_H



13-4) Data input format for CCIR601 Mode







P-511-446(V:3)

PD050QX2




Figure 13-10 CCIR601 Vertical Data Format - NTSC




Figure 13-11 CCIR601 Vertical Data Format - PAL

P-511-446(V:3)

PD050QX2

13-5) Data input format for CCIR656 Mode




Figure 13-12 CCIR656 Horizontal Data Format





Figure13-13 CCIR656 NTSC Vertical Data Format - NTSC





13-6) The HS & VS timing of the ODD/EVEN field





Figure 13-15 Define the HSYNC to VSYNC timing for RGB mode

14. Power On Sequence


The Power on Sequence only effect by VCC1, VGG, VCC2, VSSA and VEE, the others do not care.



Ta = 25℃ Parameter Symbol Condition MIN. TYP. MAX. Unit Remarks Horizontal 55 60 deg A -Viewing 35 40 θ (to 12 'clock) CR≥10 _ deg Note 15-1 Angle Vertical θ (to 6 o'clock) 50 55 deg -Optimum **Contrast Ratio** CR 200 700 _ Note 15-2 _ direction 500 L 550 Luminance $\theta = 0^{\circ} / \varphi = 0^{\circ}$ cd/m² -0.27 Note 15-3 0.31 0.35 Х - $\theta = 0^{\circ} / \varphi = 0^{\circ}$ White Chromaticity 0.34 0.30 0.38 у _ Response Rise Tr *θ* =0° 15 30 _ ms Note 15-4 time Fall Τf $\varphi = 0^{\circ}$ 25 50 ms -LED Life Time **25**°C 20,000 30,000 hrs Note 15-5 -U % Luminance Uniformity 70 80 Note 15-6 --Cross Talk Ratio CTK 3.5 % _ Note 15-7

15. Optical Characteristics 15-1) Specification:


All the optical measurement shall be executed 30 minutes after backlight being turn-on. The optical characteristics shall be measured in dark room (ambient illumination on panel surface less than 1 Lux). The measuring configuration shows as following figure.



Optical characteristics measuring configuration


PD050QX2


Note 15-1: The definitions of viewing angles are as follow



Note 15-2 : The definition of contrast ratio $CR = \frac{Luminance at gray level 63}{Luminance at gray level 0}$

Note 15-3:Topcon BM-5A or BM-7 fast luminance meter 1°field of view is used in the testing Note 15-4: Definition of Response Time Tr and Tf:






Note 15-6: The uniformity of LCD is defined as

U = <u>The Minimum Brightness of the 9 testing Points</u> The Maximum Brightness of the 9 testing Points


Luminance meter : BM-5A or BM-7 fast(TOPCON) Measurement distance : 500 mm +/- 50 mm Ambient illumination : < 1 Lux Measuring direction : Perpendicular to the surface of module

The test pattern is white (Gray Level 63).



Note 15-7: Cross Talk (CTK) = $|YA-YB| \times 100\%$ YA

> YA: Brightness of Pattern A YB: Brightness of Pattern B Luminance meter : BM 5A (TOPCON) Measurement distance : 500 mm +/- 50 mm Ambient illumination : < 1 Lux Measuring direction : Perpendicular to the surface of module




P-511-446(V:3)


PD050QX2

16. Handling Cautions

- 16-1) Mounting of module
 - a) Please power off the module when you connect the input/output connector.
 - b) Polarizer which is made of soft material and susceptible to flaw must be handled carefully.
 - c) Protective film (Laminator) is applied on surface to protect it against scratches and dirt.
 - d) Please following the tear off direction as figure16-1 to remove the protective film as slowly as possible, so that electrostatic charge can be minimized.
- 16-2) Precautions in mounting
 - a) When metal part of the TFT-LCD module (shielding lid and rear case) is soiled, wipe it with soft dry cloth.
 - b) Wipe off water drops or finger grease immediately. Long contact with water may cause discoloration or spots.
 - c) TFT-LCD module uses glass which breaks or cracks easily if dropped or bumped on hard surface. Please handle with care.
 - d) Since CMOS LSI is used in the module. So take care of static electricity and earth yourself when handling.
- 16-3) Adjusting module
 - a) Adjusting volumes on the rear face of the module have been set optimally before shipment.
 - b) Therefore, do not change any adjusted values. If adjusted values are changed, the Specifications described may not be satisfied.
- 16-4) Others
 - a) Do not expose the module to direct sunlight or intensive ultraviolet rays for many hours.
 - b) Store the module at a room temperature place.
 - c) The voltage of beginning electric discharge may over the normal voltage because of leakage current from approach conductor by to draw lump read lead line around.
 - d) If LCD panel breaks, it is possibly that the liquid crystal escapes from the panel. Avoid putting it into eyes or mouth. When liquid crystal sticks on hands, clothes or feet. Wash it out immediately with soap.
 - e) Observe all other precautionary requirements in handling general electronic components.
 - f) Please adjust the voltage of common electrode as material of attachment by 1 module.







17. Reliability Test

No	Test Item	Test Condition			
1	High Temperature Storage Test	Ta = +80°C, 240 hrs			
2	Low Temperature Storage Test	Ta = -40°C , 240 hrs			
3	High Temperature Operation Test	Ta = +70℃, 240 hrs			
4	Low Temperature Operation Test	Ta = -30°C , 240 hrs			
5	High Temperature & High Humidity Operation Test	Ta = +60℃, 90%RH, 240 hrs			
6	Thermal Cycling Test	-25°C→ +70°C, 200 Cycles			
	(non-operating)	30 min 30 min			
	Vibration Test (non-operating)	Frequency : 10 ~ 55 H _z			
7		Amplitude : 1.5 mm			
		Sweep time: 11 mins			
		Test Period : 6 Cycles for each direction of X, Y, Z			
8	Shock Test (non-operating)	100G, 6ms			
		Direction : $\pm X$, $\pm Y$, $\pm Z$			
		Cycle : 3 times			
9	Electrostatic Discharge Test	200pF , 0 Ω ±200V			
	(non-operating)	1 time / each terminal			

Ta: ambient temperature

Note: The protective film must be removed before temperature test

[Criteria]

In the standard conditions, there is not display function NG issue occurred. (including : line defect ,no image).All the cosmetic specification is judged before the reliability stress.

P-511-446(V:3)

PD050QX2

18.Packing

0.Facking							
		ZONE	REV. DO	CUUMENT NO.	DESCRIPTION	DATE	REV.BY
	50-030330						
V				-2			
				-3			
			NOTE 1.Q'TY: 2.Dimer 3.Weigh	40 pcs pa nsion: 530*2 nt: 8 Kg	nel/carton. 95*230mm	—Tape	
		4	3 50 2 1 50	5 	'INK Bag 195*105m " Panel	40	抗靜電 上蓋+ 底座 REMARK
MTL.SPEC.	UNSPECIFIED TOL'S ANGLE ROUGHNESS	REMARK	\Diamond	Prime V	科技工業股份 Niew Internati		
	'03.03.17 SCALE UNIT '03.03.17 MTL.NO.	sheet 1 of 1	DWG.T		del Packing	j Dra	
drawn Jimmyc	'03.03.17			DIG TILE:			O1 A4